Technical Program

Paper Detail

Paper:DISPS-L2.6
Session:DSP for Communication and Coding
Time:Friday, May 21, 17:10 - 17:30
Presentation: Lecture
Topic: Design and Implementation of Signal Processing Systems: Design Methodology and Rapid Prototyping
Title: A METHODOLOGY FOR IP INTEGRATION INTO DSP SoC: A CASE STUDY OF A MAP ALGORITHM FOR TURBO DECODER
Authors: Philippe Coussy; Université de Bretagne-Sud 
 David Gnaedig; TurboConcept / ENST Bretagne 
 Amor Nafkha; Université de Bretagne-Sud 
 Adel Baganne; Université de Bretagne-Sud 
 Emmanuel Boutillon; Université de Bretagne-Sud 
 Eric Martin; Université de Bretagne-Sud 
Abstract: Re-use of complex Digital Signal Processing (DSP) coprocessors can be improved using IP cores described at a high abstraction level. System integration, that is a major step in SoC design, requires taking into account communication and timing constraints to design and integrate IP. In this paper we describe an IP design approach that relies on three main phases: constraints modeling, IP constraints analysis steps for feasibility checking and synthesis. Based on a generic architecture, the presented method provides automatic generation of IP cores designed under integration constraints. We show the effectiveness of our approach in a case study of a Maximum a posteriori MAP algorithm for Turbo Decoder.
 
           Back


Home -||- Organizing Committee -||- Technical Committee -||- Technical Program -||- Plenaries
Paper Submission -||- Special Sessions -||- ITT -||- Paper Review -||- Exhibits -||- Tutorials
Information -||- Registration -||- Travel Insurance -||- Housing -||- Workshops

©2015 Conference Management Services, Inc. -||- email: webmaster@icassp2004.org -||- Last updated Wednesday, April 07, 2004