Technical Program

Paper Detail

Paper:DISPS-P1.4
Session:VLSI Algorithms and Architectures for DSP
Time:Friday, May 21, 09:30 - 11:30
Presentation: Poster
Topic: Design and Implementation of Signal Processing Systems: Hardware for Image and Video Coding
Title: AN IMPROVED ALGORITHM FOR RATE DISTORTION OPTIMIZATION IN JPEG2000 AND ITS INTEGRATED CIRCUIT IMPLEMENTATION
Authors: Xiang Xie; Tsinghua University 
 Zhihua Wang; Tsinghua University 
 Chun Zhang; Tsinghua University 
 Li Zhang; Tsinghua University 
Abstract: The Rate Distortion Optimization (RDO) plays an important role in JPEG2000 encoder. An improved RDO algorithm is presented in this paper. The proposed algorithm is suitable for integrated circuit implementation and can reduce the computational cost. A hardware architecture which includes control unit, memory, divider, data converter is also given to implement the algorithm. The circuit based on the improved algorithm has been integrated in a JPG2000 chip codec core.
 
           Back


Home -||- Organizing Committee -||- Technical Committee -||- Technical Program -||- Plenaries
Paper Submission -||- Special Sessions -||- ITT -||- Paper Review -||- Exhibits -||- Tutorials
Information -||- Registration -||- Travel Insurance -||- Housing -||- Workshops

©2015 Conference Management Services, Inc. -||- email: webmaster@icassp2004.org -||- Last updated Wednesday, April 07, 2004